


4/19/04

<b>INFORMATION DISCLOSURE CITATION</b> PTO-1449			Atty Docket 054355/0039380		Serial No. 101 828 547	
			Applicant Van Ginneken			
			Filing Date April 19, 2004		Group Art Unit 2825	
<b>U.S. PATENT DOCUMENTS</b>						
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
VS	5,282,148	01/25/94	Poirot et al.	364		
	5,475,605	12/12/95	Lin	364		
	5,537,330	07/16/96	Damiano et al.	364		
	5,168,455	12/01/92	Hooper	364		
	5,237,514	08/17/93	Curtin	364		
	5,392,221	02/21/95	Donath et al.	364		
VS	5,397,749	03/14/95	Igarashi	437		
<b>FOREIGN PATENT DOCUMENTS</b>						
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation Yes No
VS	0 610 626 A2	08/17/94	EP			
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)</b>						
VS	K. Keutzer, "DAGON: Technology Binding and Local Optimization by DAG Matching, <i>Proc. of the 24th ACM/IEEE Design Automation Conference</i> , Miami Beach, FL (June 1987), pp. 341-347, IEEE Computer Society Press 1987.					
	Grodstein, J.; Lehman, E.; Harkness, H.; Grundmann, B.; Watanabe, Y., "A Delay Model for Logic Synthesis of Continuously-sized Networks," <i>Digest Int. Conf. on Computer Aided Design</i> , pp. 458-462, San Jose, Nov. 5-9, 1995.					
	Lehman, E.; Watanabe, Y.; Grodstein, J.; Harkness, H.; "Logic Decomposition during Technology Mapping, <i>Digest Int. Conf. on Computer Aided Design</i> , pp. 264-271, San Jose, Nov. 5-9, 1995.					
	Sutherland, I.; Sproull, R.; "The theory of Logical Effort: Designing for speed on the back of an envelope," <i>Advanced Research in VLSI</i> , pp. 3-16, UC Santa Cruz, 1991.					
	Venkat, K.; "Generalized delay optimization of resistive interconnections through an extension of logical effort," <i>Proc. Int. Symp. on Circuits and Systems</i> , 1993, vol. 3, pp. 2106-2109, Chicago, May 3-6, 1993.					
	Kodandapani, K.; Grodstein, J.; Domic, A.; Touati, H.; "A simple algorithm for fanout optimization using high performance buffer libraries," <i>Digest Int. Conf. on Computer Aided Design</i> , pp. 466-471, Santa Clara, Nov. 7-11, 1993.					
	Kukimoto, Y.; Brayton, R. K.; Sawkar, P.; "Delay optimal technology mapping by DAG covering," <i>unpublished manuscript</i> (No date)					
	"Prioritizing factor for nets in timing-based physical design of VLSI chips," IBM Technical Disclosure Bulletin, vol. 33, no. 6B, 1 Nov. 1990, pp. 1-3.					
VS	Jones, D. I.; Goesmann, F.; "Photo-thermoelectric power of a-Si as a function of incident wavelength," <i>Journal of Non-Crystalline Solids</i> , Vol. 198-200, no. Part 01, 1 May 1996, pp. 210-213.					
EXAMINER			V UTHE SIEK		DATE CONSIDERED 3/8/06	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in

INFORMATION DISCLOSURE CITATION PTO-1449		Atty Docket 054355/0039380		Serial No. 10/828 547		
		Applicant Van Ginneken				
		Filing Date April 19, 2004		Group Art Unit 2825		
<b>U.S. PATENT DOCUMENTS</b>						
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
VS	5,402,357	03/28/95	Schaefer, et al.	364		
	5,404,312	04/04/95	Tawada	364		
	5,426,591	06/20/95	Ginetti, et al.	364		
	5,490,268	02/06/96	Matsunaga	395		
	5,550,748	08/27/96	Xiong	364		
	5,572,717	11/05/96	Pedersen	395		
	5,581,473	12/03/96	Rusu, et al.	364		
	5,619,418	04/08/97	Blaauw, et al.	364		
	5,629,860	05/13/97	Jones, et al.	364		
	5,654,898	08/04/97	Roetcisoender, et al.	364		
	5,657,239	08/12/97	Grodstein, et al.	364		
	5,663,889	09/02/97	Wakita	364		
	5,666,290	09/09/97	Li, et al.	364		
	5,726,902	03/10/98	Mahmood, et al.	364		
	5,734,917	03/31/98	Matsunaga	395		
	5,745,386	04/28/98	Wile, et al.	364		
	5,751,593	05/12/98	Pullela, et al.	364		
	5,751,596	05/12/98	Ginetti, et al.	364		
	5,764,526	06/09/98	Douceur	364		
	5,764,531	06/09/98	Kojima, et al.	364		
	5,764,532	06/09/98	Patel	364		
	5,774,371	06/30/98	Kawakami	364		
	5,778,216	07/07/98	Venkatesh	395		
	5,949,690	09/1999	Lawman	716		
	5,737,236	04/1998	Maziasz et al.	716		
	5,798,935	08/1998	Doreswamy et al.	716		
	5,452,225	09/1995	Hammer	703		
	5,764,532	06/1998	Patel	716		
	5,784,600	07/1998	Doreswamy et al.	713		
	5,956,257	09/1999	Ginetti et al.	364		
	5,508,937	04/1996	Abato et al.	716		
	5,416,718	05/16/95	Yamazaki	716		
	5,459,673	10/17/95	Carmean et al.	716		
	5,648,911	07/15/97	Grodstein et al.	716		
	5,689,432	11/18/97	Blaauw et al.	716		
VS	6,453,446	09/2002	Van Ginneken	716		
EXAMINER VOTHE SEE			DATE CONSIDERED 3/10/02			

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.



Form PTO-1449 (Substitute)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		Attorney Docket Number MDA1.001US3		Application/Patent Number 10/828,547	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)				Applicant/Patent Owner Lukas P.P. van Ginneken			
				Filing/Issue Date April 19, 2004		Group Art Unit 2825	
U.S. PATENTS							
Examiner Initial		Patent Number	Issue Date	First Named Inventor	Class	Subclass	Filing Date
U.S. PATENT PUBLICATIONS							
Examiner Initial		Patent Application Publication Number		Publication Date	Applicant		
PENDING U.S. PATENT APPLICATIONS							
Examiner Initial		Application Number	Filing Date	First Named Inventor	Petition to Expunge? Yes   No		
FOREIGN PATENT DOCUMENTS							
Examiner Initial		Document Number	Publication Date	Country	Class	Subclass	Trans- lation Yes   No
OTHER DOCUMENTS (Include author (if any), title, publisher and place of publication, date and pertinent pages)							
Examiner Initial	Author	Title		Publication		Date	
KS	Alpert, C. and A. Devgan ['Alpert 1997A']	"Wire Segmenting for Improved Buffer Insertion"		34th Design Automation Conference (DAC '97) Anaheim, California		June 1997	
LS	Camposano, Raul	"The Quarter Micron Challenge: Integrating Physical and Logic Design"		ISPD '97		1997	

VUTHE SUEK

3/10/07

17	Chan, Vi Cuong and David M. Lewis ["Chan 1996"]	"Area-Speed Tradeoffs for Hierarchical Field- Programmable Gate Arrays"	<i>ACM Symposium</i>	1996
	Chang, Shih-Chieh, Lukas P. P. van Ginneken and Malgorzata Marek- Sadowska ["Chang 1996"]	"Fast Boolean Optimization by Rewiring"	International Conference on Computer-Aided Design, 1996  (ICCAD '96), San Jose, CA	November 10- 14, 1996
	Chang, Shih-Chieh	"Layout Driven Logic Synthesis for FPGAs"	<i>31<sup>ST</sup> ACM/IEEE Design Automation Conference</i>	1994
	Chen, Guangqiu	"An Iterative Gate Sizing Approach with Accurate Delay Evaluation"	<i>Department of Electronics and Communication, Kyoto University</i>	<i>No date</i>
	Chen, Wei	"Gate Sizing with Controlled Displacement"	<i>Department of Electrical Engineering -System University of Southern California, Los Angeles</i>	<i>No date</i>
	Chen, Wei	"Simultaneous Gate Sizing and Placement"	<i>Department of Electrical Engineering - System University of Southern California, Los Angeles</i>	<i>No date</i>
	Chuang, Weitong	"Delay and Area Optimization for Compact Placement by Gate Resizing and Relocation"	<i>Association for Computing Machinery</i>	1994
	Cong, Jason	"An Efficient Approach to Simultaneous Transistor and Interconnect Sizing"	<i>Department of Computer Science  University of California, Los Angeles</i>	1996
15	Cong, Jason, Cheng-Kok Koh and Kwong-Shing Leung ["Cong 1996A"]	"Simultaneous Buffer and Wire Sizing for Performance and Power Optimization"	ISLPED	1996

VUTHE SLICK 3/10/07

VS	Cong, Jason, Lei He, Cheng-Kok Koh and Patrick H. Madden ["Cong 1996B"]	"Performance Optimization of VLSI Interconnect Layout"	<i>Integration: the VLSI Journal</i> (Vol. 21, No. 1-2)	1996
	Cong, Jason, Lei He, Cheng-Kok Koh and Zhigang Pan ["Cong 1997"]	"Global Interconnect Sizing and Spacing with Consideration of Coupling Capacitance"	<i>International Conference on Computer-Aided Design</i>	1997
	Dunlop, A. E., V. D. Agrawal, D. N. Deutsch, M. F. Juki, P. Kozak, and M. Wiesel ["Dunlop 1984"]	"Chip Layout Optimization Using Critical Path Weighting"	<i>21st Design Automation Conference</i>	1984
	Grodstein, Joel, Eric Lehman, Heather Harkness, Bill Grundmann and Yosinatori Watanabe ["Grodstein 1995"]	"A Delay Model for Logic Synthesis of Continuously-Sized Networks"	<i>International Conference on Computer-Aided Design (ICCAD '95)</i> San Jose, California	November 5-9, 1995
	Hojat, S. and P. Villanubia. ["Hojat 1997"]	"An Integrated Placement and Synthesis Approach for Timing Closure of Power PC Microprocessors"	<i>1997 International Conference on Computer Design (ICCD '97)</i> Austin, Texas	October 12-15, 1997
	Jiang, Yi-Min	"Post-Layout Logic Restructuring for Performance Optimization"	<i>34<sup>th</sup> Design Automation Conference</i>	1997
	Kannan, Lalgudi	"A Methodology and Algorithms for Post-Placement Delay Optimization"	<i>31<sup>st</sup> ACM/IEEE Design Automation Conference</i>	1994
VS	Keutzer, Kurt	"The Future of Logic Synthesis and Physical Design in Deep-Submicron Process Geometries"	<i>ISPD '97</i>	1997

VUTHE SLEK 3/10/07

✓	Lin, Shen, M. Marek-Sadowska and Ernest S. Kuh ["Lin 1990"]	"Delay and Area Optimization in Standard-Cell Design"	27th Design Automation Conference	1990
	Lou, Jinan	"Concurrent Logic Restructuring and Placement for Timing Closure"	Department of Electrocial Engineering – Systems University of Southern California, Los Angeles	no date
	Mains, Robert E., Thomas A. Mosher, Lukas P. P. P. van Ginneken and Robert G. Damiano ["Mains 1994A"]	"Timing Verification and Optimization for the PowerPC Processor Family"	Proceedings, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1994 (ICCD '94)	October 10-12, 1994
	Menezes, Noel	"Simultaneous Gate and interconnect Sizing for Circuit-Level Delay Optimization"	32nd ACM/IEEE Design Automation Conference	1995
	Murofushi, Masako	"Layout Driven Re- Synthesis for Low Power Consumption LSI's"	34th Design Automation Conference	1997
	Neumann, Ingmar	"Cell Replication and Redundancy Elimination During Placement for Cycle Time Optimization"	IEEE	1999
	Otten, Ralph H. J. M. ["Otten 2000"]	"A Design Flow for Performance Planning: New Paradigms for Iteration Free Synthesis"	Architecture Design and Validation Methods (Egon Borger, Ed.)	2000 (Springer-Verlag New York, Inc.)
	Otten, Ralph H. J. M., Lukas P. P. P. van Ginneken and Narendra V. Shenoy ["Otten 1996B"]	"Embedded Tutorial: Speed: New Paradigms in Design Performance"	ICCAD 1996 Proceedings p. 700	November 10, 1996
✓	Otten, Ralph H. J. M. ["Otten 1997"]	"Lipari School: Architecture Design and Validation Methods"	Website information with description of courses for "9th International School for Computer Science Researchers"	June 22-July 5, 1997

JUTHE SIEK 7/10/07

✓	Otten, Ralph H. J. M., Lukas P. P. P. van Ginneken ["Otten 1996A"]	"SPEED: new paradigms in design for performance"	<i>Presentation Slides</i>	November 13, 1996
	Pedram, Massoud and Bryan Preas ["Pedram 1989"]	"Interconnection Length Estimation for Optimized Standard Cell Layout"	<i>International Conference on Computer Aided Design</i>	1989
	Pedram, Massoud	"Logical-Physical Co-Design for Deep Submicron Circuits: Challenges and Solutions"	<i>Department of Electrical Engineering – Systems University of Southern California</i>	<i>No date</i>
	Pedram, Massoud	"Panel: Physical Design and Synthesis Merge or Die!"		<i>No date</i>
	Preas, Bryan T. and Michael J. Lorenzetti (Editors) ["Preas 1988"]	---	<i>Physical Design Automation of VLSI Systems</i>	1988 (© The Benjamin/Cummings Publishing Company, Inc.)
	Rabaey, Jan M. ["Rabaey 1996"]	---	<i>Digital Integrated Circuits: A Design Perspective</i>	1996 (©Prentice Hall)
	Sarabi, Andisheh	"A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays"	<i>31<sup>st</sup> ACM/IEEE Design Automation Conference</i>	1994
	Sarrafzadeh, Majid and C. K. Wong ["Sarrafzadeh 1996"]	---	<i>An Introduction to VLSI Physical Design</i>	1996 (© McGraw-Hill)
	Sato, Koichi	"Post-Layout Optimization for Deep Submicron Design"	<i>33<sup>rd</sup> Design Automation Conference</i>	1996
✓	Shah, Jatan	"Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs"	<i>Department of Electrical and Computer Engineering Iowa State University</i>	<i>No date</i>

VUTHE SIEK 3/10/07

✓	Singh, Kanwar Jit and Alberto Sangiovanni- Vincentelli ["Singh 1990"]	"A Heuristic Algorithm for the Fanout Problem"	27th Design Automation Conference	1990
	Stenz, Guenter	"Timing Driven Placement In Interaction with Netlist Transformation"	ISPD '97	1997
	Stok, Leon	"BooleDozer: Logic Synthesis for ASICs"	IBM	1996
	Sutherland, Ivan E. and Robert F. Sproull ["Sutherland 1991"]	"Logical Effort: Designing for Speed on the Back of an Envelope"	Proceedings of the 1991 University of California, Santa Cruz Conference on Advanced Research in VLSI, Santa Cruz, CA	1991
	Vaishnav, Hirendu	"Minimizing the Routing Cost During Logic Extraction"	32 <sup>nd</sup> ACM/IEEE Design Automation Conference	1995
	Vaishnav, Hirendu	"Routability-Driven Fanout Optimization"	30 <sup>th</sup> ACM/IEEE Design Automation Conference	1993
	van Ginneken, Lukas P. P. P. ["van Ginneken 1990A"]	"Buffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay"	International Symposium on Circuits and Systems, 1990	May 1-3, 1990
	van Ginneken, Lukas ["van Ginneken 1996"]	Embedded Tutorial: "Speed: New Paradigms In Design For Performance"	ICCAD Advance Program p. 45	September 26, 1996
	Venkat, Kumar ["Venkat 1993"]	"Generalized Delay Optimization of Resistive Interconnections Through an Extension of Logical Effort"	International Symposium on Circuits and Systems, 1993 (ISCAS '93)	May 3-6, 1993
✓	Weste, Neil H. E. and Kamran Eshraghian ["Weste 1993"]	---	Principles of CMOS VLSI Design: A Systems Perspective (Second Edition)	1993 Addison- Wesley Pub. Co. (©1992 AT&T)

VUTHE SUEK 7/10/07



✓	United States District Court for the Northern District of California	Amended Order RE: Claim Construction of United States Patent Nos. 6,453,446, 6,725,438 and 6,378,114		August 23, 2005
Examiner		Date Considered		
UNITED		SIEK		
		3/8/06		
<p>*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</p> <p>*1 = Copy not submitted because it was submitted in prior application SN / , filed , 20 , relied on under 35 USC §120.</p> <p>*2 = Copy not submitted because it was submitted in prior application SN / , filed , 20 , relied on under 35 USC §120.</p>				

SF1:599560.1

U.S. Department of Commerce, Patent and Trademark	Atty. Docket No.	Application No.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	MDA1.001US3	10/828,547
Use several sheets if necessary)	Applicant	Conf. No.
(Form PTO-1449)	Lukas P.P.P. van Ginneken	3884
	Filing Date	Art Group
	April 19, 2004	2825

## U.S. Patent Documents

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

## U.S. Published Patent Application Documents

*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

## Foreign Patent Documents

							Translation	
	Document	Date	Country	Class	Subclass		Yes	No


## OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

VS	1	Synopsis, Inc. vs. Magma Design Automation, Inc., C04-03923 MMC, "Defendant Magma Design Automation, Inc.'s Answer to Plaintiff Synopsys, Inc.'s Third Amended Complaint and Counterclaims, Demand for Jury Trial," filed in the U.S. District Court, Northern District of California, San Francisco Division on September 2, 2005, 38 pages.
	2	Synopsis, Inc. vs. Magma Design Automation, Inc., C04-03923 MMC, "Declaration of Lukas van Ginneken," filed in the U.S. District Court, Northern District of California, San Francisco Division on July 29, 2005, 8 pages.
	3	Synopsis, Inc. vs. Magma Design Automation, Inc., C04-03923 MMC, "Videotaped Deposition Upon Oral Examination of Lukas van Ginneken, PhD, Volume I," dated April 26, 2005, 58 pages.
	4	Synopsis, Inc. vs. Magma Design Automation, Inc., C04-03923 MMC, "Videotaped Deposition Upon Oral Examination of Lukas van Ginneken, PhD, Volume II," dated April 27, 2005, 58 pages.
VS	5	Synopsis, Inc. vs. Magma Design Automation, Inc., C04-03923 MMC, "Third Amended Complaint for: 1. Patent Infringement; 2. Breach of Contract; 3. Inducing Breach of Contract/Interference With Contractual Relations; 4. Fraud; 5. Conversion; 6. Unjust Enrichment/Constructive Trust and; 7. Unfair Competition, Demand for Jury Trial," filed in the U.S. District Court, Northern District of California, San Francisco Division on August 3, 2005, 37 pages.

Examiner WUTHE SIEK Date Considered 7/8/06

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark		Atty. Docket No.	Application No.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT		MDAI.001US3	10/828,547
		Applicant	Conf. No.
(Use several sheets if necessary)		Lukas P.P.P. van Ginneken	3884
(Form PTO-1449)		Filing Date	Art Group
		April 19, 2004	2825
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)			
1/5	1	Berkelaar et al., "Gate Sizing in MOS Digital Circuits With Linear Programming", The European Design Automation Conference, March 12-15, 1990, pp. 217-221.	
	2	Chuang et al., "Delay and Area Optimization for Discrete Gate Sizes Under Double-Sided Timing Constraints", Proc. IEEE 1993 Custom Integrated Circuits Conf., pp. 1-4.	
	3	Chuang et al., "Timing and Area Optimization for Standard-Cell VLSI Circuit Design", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 3, March 1995, pp. 308-320.	
	4	Marek-Sadowska et al., "Timing Driven Placement", IEEE, 1989, pp. 94-97.	
	5	Conn et al., "Optimization of Custom MOS Circuits by Transistor Sizing", Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, November 10-14, 1996, pp. 174-180.	
	6	Youssef et al., "Bounds on Net Delays for VLSI Circuits", IEEE Transaction on Circuits and Systems-II: Analog and Digital Signal Processing, Vol. 39, No. 11, November 1992, pp. 815- 824.	
	7	Avant!, "Solar™ A Physical Optimization Tool for Deep Submicron IC Layout", 1996, 4 pages.	
	8	Coudert, Olivier, "Gate Sizing: A General Purpose Optimization Approach", IEEE, 1996, 5 pages.	
	9	Jackson, et al., "Performance-Driven Placement of Cell Based IC's", 26th ACM/IEEE Design Automation Conference, Paper 24.2, 1989, pp. 370-375.	
	10	Kim, et al., "Concurrent Transistor Sizing and Buffer Insertion by Considering Cost-Delay Tradeoffs", ISPD, ACM, 1997, pp. 130-135.	
	11	Lillis, et al., "Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model", IEEE Journal of Solid-State Circuits, Vol. 31, No. 3, March 1996, pp. 437-447.	
	12	Lin et al., "Logic Synthesis for Engineering Change", 32nd ACM/IEEE Design Automation Conference, 1995, 6 pages.	
	13	Luk, Wing K., "A Fast Physical Constraint Generator for Timing Driven Layout", 28th ACM/IEEE Design Automation Conference, Paper 37.3, 1991, pp. 626-631.	
1/5	14	Chan, Pak K., "Algorithms for Library-Specific Sizing of Combinational Logic", 27th ACM/IEEE Design Automation Conference, Paper 21.4, 1990, pp. 353-356.	
Examiner VUTHE SIEK		Date Considered 3/8/06	
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.			



U.S. Department of Commerce, Patent and Trademark				Atty. Docket No.		Application No.	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT				MDA1.001US3		10/828,547	
(Use several sheets if necessary)				Applicant		Conf. No.	
(Form PTO-1449)				Lukas P.P.P. van Ginneken		3884	
				Filing Date		Art Group	
				April 19, 2004		2825	

U.S. Patent Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

U.S. Published Patent Application Documents							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate

Foreign Patent Documents								
							Translation	
		Document	Date	Country	Class	Subclass	Yes	No
15	1	EP 0 610 626 A2	17/8/94	Europe			X	

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)		
15	2	Canadian Patent Office, Office Action, mailed October 5, 2005 in Canadian Application No. 2,317,538, 4 pages.

Examiner	JUTHE SERK	Date Considered	3/8/06
----------	------------	-----------------	--------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.